Abstract-An adaptive sinusoidal pulse-width modulation (SPWM) technique for cascaded H-bridge (CHB) multilevel converters is presented in this paper. The proposed technique enables the CHB topology to provide a symmetrical ac voltage from a set of asymmetrical time-variant input dc-source voltages. A sensorper-source (SPS) algorithm and a sensor-per-leg (SPL) algorithm are described as alternatives for implementing the adaptive SPWM technique. Software simulations and experimental results are presented to demonstrate the efficacy of the presented SPS and SPL algorithms.
or all redundant states to increase the number of unique voltage levels which can be generated by the converter [7] , [8] .
Sources such as phase-shifting transformers can be used to create isolated dc sources [8] , but this paper focuses on the case where each CHB cell is powered by a time-variant source. Batteries, as would be used in an electric or hybrid electric vehicle application [5] , [6] , [9] , are an example of time-variant source since a battery's terminal voltage is a nonlinear, time-variant function dependent upon battery chemistry, state of charge, temperature, current magnitude, and other factors [13] [14] [15] . This time-variance combined with discrepancies in battery construction, unbalanced aging, or unequal discharging may lead to asymmetry in a battery-powered CHB [9] , [16] , [17] .
In some applications, such as hybrid and electric vehicles, the time-variant nature of batteries is resolved by using a dcdc converter to regulate the dc voltage. However, the required inductor of the dc-dc converter naturally increases the weight, size, cost, and loss of the overall system [17] [18] [19] . Furthermore, extending this solution to a battery-powered CHB would require a dc-dc converter for each cell, increasing control complexity and device component count. Accordingly, an approach which can utilize batteries directly is valuable.
One difficulty when using an asymmetric CHB is that, under certain conditions, some cells receive an average regenerative power flow even when the overall converter is providing power [8] , [12] . If a CHB cell source is a near fully charged battery, then an extended period of average regenerative power flow can lead to cell overcharging. This overcharging degrades the battery's cycle life and, depending on the battery chemistry, could cause battery overheating or a catastrophic failure such as ignition or explosion [16] , [17] , [20] , [21] .
Many commonly used multilevel pulse-width modulation (PWM) switching patterns assume time-invariant sources with equal magnitude are used [22] , and therefore, these patterns cannot be directly applied to an asymmetric CHB. Furthermore, although switching patterns for asymmetrical CHB operation have been proposed in literature, these methods either require time-invariant dc input sources with known magnitudes [6] , [8] , [22] or they require cells to switch at low frequencies [9] . As such, there are currently no multilevel PWM methods which can effectively utilize time-variant sources. This deficiency is addressed in this paper, wherein a method which allows PWM control of an asymmetric CHB with time-variant dc inputs is presented.
In addition to this introduction, this paper contains six sections. A brief overview of the system of interest in this paper, i.e., the CHB, is presented in Section II. In Section III, a 
description of two alternative algorithms enabling CHB operation using time-variant sources is given. Simulation results which demonstrate the effectiveness of proposed algorithms are then presented in Section IV, and in Section V experimental verification is presented. In Section VI, potential modifications to the steady-state behavior of both algorithms are proposed. Concluding remarks are given in Section VII. Methods presented in this paper are refined from those presented in [23] . Notably, the dual carrier algorithm originally proposed for implementing the proposed technique has been modified to reduce recalculation times, and the dual-carrier and single-carrier algorithms were renamed to reflect this change.
II. SYSTEM DESCRIPTION
In the CHB topology, each leg is built by cascading H-bridge cells as shown in Fig. 1 . Each leg generates one phase, and the leg's line-to-neutral output voltage is equal to the sum of the voltages generated by the cells. Each cell may also include a bypass contactor for cell isolation in the event of a cell fault [11] . The output of the healthy cell n is set to +v n (t), 0, or −v n (t) by appropriately controlling the semiconductor switches sw 1 through sw 4 [5] as shown in Table I . In this paper, the two zero cell states are treated interchangeably.
For a CHB leg, define the leg-state as the row vector of cell states, S(t) = [s 1 
. , v M (t)]
T , the line-to-neutral output voltage of the leg is found as V ph (t) = S(t)v(t).
Several PWM methods can be used to control a CHB converter [8] , [22] , but the technique presented in this paper is most closely related to sinusoidal PWM (SPWM) carrier-based methods, hereafter called conventional SPWM. Therefore, a brief review of conventional SPWM is presented before introducing the proposed adaptive SPWM algorithms. Conventional SPWM is used to control an M −cell symmetric CHB by comparing a sinusoidal reference signal, r(t) = m sin(ωt), to several triangular signals (carriers), c k (t), with fixed frequency f c [10] . In the conventional SPWM, the modulation index, m, is defined as m =v out /(MV dc ),for a desired peak output voltage,v out , assuming equal input dc sources, i.e., v i (t) = V dc for i ∈ {1, 2, . . . , M}. An alternative approach for implementing SPWM is to choose r(t) = sin(ωt), and control the range of the carriers using m. This approach provides the base needed for implementing the adaptive SPWM algorithm for time-variant dc sources. In this technique, M + 1 carriers are considered such that c 0 (t) = 0 and for the remaining carriers, range(c
Defined in this way, carriers are nonoverlapping, occupy the region between 0 and 1/m, and have equal magnitudes. Finally, if the set
is defined for each time instance, then the number of cells outputting a nonzero voltage at time t + Δt is found as max(C), and sign(r(t)) is used to determine whether nonzero cell states are positive or negative. This technique for implementing conventional SPWM requires all cell voltage magnitudes to be equal, known in advance, and time-invariant. The adaptive algorithm proposed in Section III eliminates these restrictions.
III. ADAPTIVE SPWM ALGORITHMS
In this section, two alternative algorithms for implementing adaptive SPWM are detailed. The first algorithm requires all cell input voltages to be monitored in real time while the second algorithm only requires real-time monitoring of the leg's line-to-neutral output voltage. Accordingly, the first algorithm is referred to as the sensor-per-source (SPS) algorithm while the second algorithm is referred to as the sensor-per-leg (SPL) algorithm.
A. SPS Algorithm
The SPS algorithm is outlined in Fig. 2 . For this implementation of adaptive SPWM, every element of the cell voltage vector,
T , must be measured in real-time. To simplify the analysis of steady-state behavior, it is assumed that all permissible voltages are unique, i.e.,
With this assumption, the SPS algorithm initializes by finding and storing all (S k , S kv (t)) (leg-state leg-voltage) pairs such that S kv (t) ≥ 0. Since (2) is satisfied, there will be N = (3 M + 1)/2 such pairs. With the switching states indexed as
define the modulation index using the desired peak output voltage and the maximum voltage which can be generated by the converter
and generate N carriers such that c 0 (t) = 0, and for the remaining carriers
where α k is given by
With these values stored, the initialization event is finished, and the algorithm's steady-state behavior begins. Similar to conventional SPWM, during steady-state behavior SPS adaptive SPWM sets the converter's leg state at time t + Δt using the set defined in (1) as
The algorithm proceeds by determining if
where V th is a predefined perturbation threshold, with a magnitude set to avoid unnecessary recalculation events while also ensuring an acceptable output. The magnitude of V th is primarily limited by instrumentation used for measurements. If a greater resolution, i.e., a small V th , is desired then either the range of measured voltage must be limited, limiting the range of cell voltage inputs which can be used, or more accurate measurements must be made, which may increase system costs.
If (8) is satisfied then stored values are used to define C for the next time step. If (8) is not satisfied, however, then a recalculation event, identical to initialization, is triggered, leading to the recalculation of (S k , S kv (t)) pairs, the modulation index, and α k values. With this scheme unnecessary recalculations are avoided, with recalculation events occurring only if a significant deviation in one or more of the cell voltages is detected.
An example illustrating the SPS algorithm implementation of adaptive SPWM for an asymmetric two-cell (M = 2) CHB satisfying (2) 
. Defined in this way carrier signals are nonoverlapping, occupy the region between 0 and 1/m, and the amplitude of each carrier is directly proportional to the difference between adjacent leg voltages. With the carriers defined, the leg state for a given time step is selected using (1) and (7). The α i values are stored and used to compute the carriers until, during the third half-cycle, the magnitude of v 1 (t) abruptly decreases to v 1 such that (8) is not satisfied and a recalculation event is triggered. During the recalculation event, the leg-state leg-voltage pairs, the modulation index, and the α i values are recomputed as they were during initialization. Once the new values are stored, the recalculation event is executed and steady-state behavior resumes with the carrier signals appropriately adjusted.
B. SPL Algorithm
The SPS algorithm requires constant real-time measurement of every cell input voltage, and therefore, requires several voltage sensors. These essential sensors increase the number of components used in the converter, negatively impacting the overall reliability [24] , [25] and cost. As such an alternate algorithm which requires fewer sensors is desirable. Accordingly the SPL algorithm outlined in Fig. 4 , is now presented. This method only requires measurement of the converter leg's line-to-neutral voltage, v o (t), making implementation possible using one voltage sensor per leg.
During SPL algorithm initialization, the elements of the cell
T are not known. Using a single sensor, v o (t) is measured and stored for M nontrivial, linearly independent recalculation leg-states
where
To expedite the speed with which the recalculation leg-states are applied, a recalculation state period T r is defined. A small value of T r is desired to reduce the duration of recalculation events, and since this value only plays a role during recalculation events it will be primarily limited by processor speed, analogto-digital converter, etc. During initialization, the converter's leg state is set as S (k ) for a complete recalculation state period, after which v ph (t) is measured and stored in the M × 1 vector V ph and the switching state is changed from S (k ) to S (k +1) . After M recalculation state periods, the cell voltage vector is calculated as
where the recalculation leg states are chosen to be nontrivial and linearly independent. Therefore, the matrix in (9) will never be singular. Once the cell voltage vector is calculated, the SPL algorithm proceeds similarly to the SPS algorithm. That is, with the cell voltage vector known, the algorithm finds (S k , S kv (t)) pairs and sorts them according to (3) , where (2) is again assumed. Using the S kv (t) values, the modulation index, and α i values are computed according to (4) and (6) . With the computed values stored, the initialization event is finished and the algorithm's steady-state behavior begins. During steady-state behavior, SPL adaptive SPWM behaves identically to the SPS algorithm, with N = (3 M + 1)/2 triangular carriers defined using the α i values such that c 0 = 0 and (5) is satisfied for the remaining carriers. Next, the converter's leg-state at time t + Δt set according to (7) , where C is generated according to (1) . The SPL algorithm proceeds by verifying that the measured leg line-to-neutral output voltage is close to the stored leg voltage corresponding to the current leg-state, i.e.,
where V th is again a predefined perturbation threshold. As with the SPS algorithm, the magnitude of V th is primarily limited by instrumentation used for measurements. The voltage range required to be measured for the SPL algorithm is larger than the range required to be measured for the SPS algorithm, as the SPL algorithm must measure the range from −V ph to +V ph , whereV ph is the maximum phase voltage generated by the converter. Accordingly, V th must either be larger for the SPL algorithm than for the SPS algorithm or measurements with higher resolutions must be implemented.
If (10) is satisfied then stored (S k , S kv (t)) are used to define C for the next time step. If (10) is not satisfied, however, then a recalculation event is triggered. Recalculation events are identical to the initialization event except that the first recalculation leg-state and output voltage are set to the leg-state and voltage which triggered the recalculation event, i.e., S (1) = S(t), V ph (1) = v ph (t). The remaining M − 1 nontrivial recalculation leg-states are chosen such that S (1) , S (2) , . . . , S (M ) are linearly independent. After M − 1 recalculation state periods, the cell voltage vector is calculated according to (9) . With the computed cell voltage vector the (S k , S kv (t)) pairs, the modulation index, and the α i values are recalculated. With the recalculated values stored, the recalculation event is executed and the algorithm's steady-state behavior resumes.
An example illustrating the SPL algorithm implementation of adaptive SPWM for an asymmetric two-cell (M = 2) CHB satisfying (2) is shown in Fig. 5 . The behavior of the cell input voltages for this example is the same as in the example presented in Section III-A. At the start of the example the cell input voltages are unknown, so an initialization event occurs. , and the converter's leg-state is immediately set to S (1) . After one complete recalculation state period (one sawtooth period in the figure), the output voltage is stored as V (1) = −v 1 , and the converter's leg-state is changed to S (2) . After the second recalculation state period, the output voltage is stored as V (2) = v 2 . With these values, the cell voltage vector is found using (9) as
Once the cell voltage vector is known the N = 5 (S k , S kv (t)) pairs, the modulation index, and the α i values are computed as described in the example presented in Section III-A. With these values stored, the initialization event is finished and steady-state behavior begins.
The stored values are used to generate carriers until, during the third half-cycle, the magnitude of v 1 (t) abruptly decreases to v 1 such that (10) , and the converter's leg-state is immediately changed to S (2) . After a complete recalculation state period, the leg's output voltage is stored as V (2) = v 1 + v 2 . With these values the cell voltage vector is found using (9) as
Once the cell voltage vector is known the N = 5 (S k , S kv (t)) pairs, the modulation index, and the α i values are recalculated as described in the example presented in Section III-A. With these values stored, the recalculation event is executed and steadystate behavior resumes.
When using SPL adaptive SPWM, thev(t) calculation will fail, i.e., an incorrect result will be obtained, if the input voltages vary significantly during measurement. Such a failure would Fig. 6 . Block diagram representation of the SPS and SPL algorithms, allowing a given reference signal to be more accurately followed using available sources.
cause a second recalculation event as (10) would not be satisfied. For instance, suppose during the recalculation event in the previous example that v 1 changed to v 1 before the end of the recalculation period. Such a variation would change the calculated cell voltage vector as
This cell voltage vector would be used to compute (S k , S kv (t)) pairs, the modulation index, and the α i values.
However, because the true cell voltage vector isv(t) = [v 1 , v 2 ]
T the output voltages produced by the converter will differ from the stored values. If this difference is large enough then (10) will not be satisfied and so a second recalculation event would be triggered.
Finally, note that when using the SPL algorithm as outlined in Fig. 4 the output line-to-neutral voltage of a CHB converter leg during a recalculation event is determined only by the recalculation leg-states selected and hence independent of the reference. Accordingly, when selecting S (1) , . . . , S (M ) available information should be used in an effort to minimize the error between the converter's output and the reference. In addition to proper selection of recalculation states when using SPL adaptive SPWM, the impact of recalculation events can be modified by making adjustments to T r such that the voltage generated during recalculation is made dependent upon the reference. One strategy is to increase T r for one recalculation state to make the average voltage during recalculation approximately equal tov out r(t) at the time the recalculation event is initialized.
A block diagram representation of both the SPS and SPL algorithms is shown in Fig. 6 . Both proposed adaptive SPWM algorithms require the appropriate measurement voltage(s) and a normalized carrier a waveform to generate scaled and shifted carriers C 1 , . . . C n . These generated carriers are then compared with a reference voltage to generate PWM waveforms used to control each cell in a converter. The SPS or SPL algorithms allow a given reference waveform to be accurately followed Fig. 7 . Cell voltages (top) used to generate converter output voltages for conventional SPWM, SPS adaptive SPWM, and SPL adaptive SPWM algorithms using simulation parameters shown in Table II. using the available dc sources even though neither algorithm is used to generate a reference.
IV. PERFORMANCE ANALYSIS WITH VARYING CELL VOLTAGES
In this section, the dynamic and steady-state performances of the SPS and SPL adaptive SPWM algorithms are compared using simulation results. For the first simulation presented, a single-phase CHB converter was considered with model parameters chosen as shown in Table II , where parameters were selected to allow an example to be demonstrated. Note that the inverter's load does not have a significant impact on the behavior of either the SPS or SPL algorithms, as the measurements required for algorithm implementation are load independent thereby making the algorithms load independent as well.
In Fig. 7 , simulation results showing cell voltages as well as the filtered and unfiltered converter output voltages are given for the SPS and SPL algorithms, and in Table III the steady-state performance of the algorithms before and after the simulated cell input voltage changes is provided. Furthermore, to provide a reference for performance, results obtained using conventional SPWM are also provided in Fig. 7 and Table III . For the waveform generated by conventional SPWM V dc was made equal to the average value of v 1 , v 2 , and v 3 at initialization. The first-on, first-off strategy [6] was used to implement conventional SPWM. Using this method cells in a CHB leg are switched in a rotating pattern using an ordered cyclic cell list with a turnon and turn-off position. Initially the turn-on and turn-off position are the same, i.e., both markers are placed at cell x, but when the magnitude of the leg's line-to-neutral output voltage is to be increased the cell indicated by the turn-on marker is activated and the turn-on marker advances to the next cell in the cycle. Similarly, when the magnitude of the leg's line-to-neutral output voltage is to be decreased the cell indicated by the turnoff marker is deactivated and the turn-off marker advances to the next cell in the cycle. The results in Fig. 7 show the filtered waveform produced using conventional SPWM has significant harmonic content and a peak value which varies with the input voltages, clearly demonstrating the shortcomings of using conventional SPWM with asymmetrical, time-variant sources The results presented in Table III show that during steady-state, the 20% decrease in cell input voltages produces a 20% decrease in peak measured fundamental voltage, and the increased asymmetry of the cell voltages produces an increased total harmonic distortion (THD). When using either the SPS or the SPL implementation of adaptive SPWM, the output voltage produced remains regulated, and harmonic content is reduced, as shown in Fig. 7 and Table III . To achieve this behavior, both algorithms required initialization recalculation events. Due to the rapidly varying cell voltages in this example, 12 recalculation events and an initialization event were required when using the SPS algorithm, whereas the SPL algorithm required 13 recalculation events as well as an initialization event. For SPL recalculation events, the leg-states selected as recalculation leg states are those which produced voltages closest to the reference using stored values.
As shown in Fig. 7 , some SPL recalculation events are accompanied by the waveform produced deviating from the desired waveform. To understand this temporary decline in performance when using the SPL algorithm, the recalculation state period T r must be considered. Using the parameters detailed in Table II , simulation results were obtained for the SPL algorithm with T r = 500, 250, and 125 μs. The simulation results are shown in Fig. 8 . Note that the plot for T r = 500 μs is shown both as the bottom plot of Fig. 7 and the top plot of Fig. 8. From Fig. 8 , it is clear that recalculation events are less evident for lower T r values. This result is due to the Table II.   TABLE IV  EXPERIMENTAL fact that the average line-to-neutral leg output voltage during recalculation is independent from the reference, so by reducing T r the duration during which this independent voltage is applied is reduced. It is worth reemphasizing that T r only plays a role during recalculation events, so T r does not have any impact on switching losses during steady state. Accordingly, the value of T r is restricted by the speed of the processor and other hardware.
V. EXPERIMENTAL VERIFICATION
In this section, experimental results verifying the proposed algorithms are presented. To provide a reference, experimental results are also presented for conventional SPWM implemented using the first-on, first-off strategy, where both cell voltages are assumed to be 120 V. One leg of the three-phase two-cell CHB shown in Fig. 9 was used for experimental verification. An Altera EP3C16F484C6 field programmable gate array (FPGA) was used to implement all algorithms, with programs created using methods outlined in [26] . All voltage measurements were made using sensors consisting of voltage dividers, an AD620an instrumentation amplifier, and an MAX187 analog-to-digital converters. All other parameters used for experimental verification are shown in Table IV . As explained in Section III, the difference in V th between the SPS and SPL algorithms is due to differences in sensor ranges. Finally, for SPL recalculation events, the leg-states selected as recalculation leg-states are those which produced voltages closest to the reference using stored values at the time of recalculation event initialization.
To analyze steady-state performance of the SPS and SPL algorithms, cell voltage V 1 was set and maintained at 120 V while cell voltage V 2 was varied from 120 to 20 V. For each point analyzed, the fundamental component of the load voltage was recorded. Collected data are presented in Fig. 10 . When using conventional SPWM, the converter's output voltage decreases proportionally with V 2 , as shown in Fig. 10 . The SPS and SPL algorithms, on the other hand, both maintain the desired output voltage over a wide range of V 2 values, with the inverter producing a fundamental component of approximately 120 V rms even when V 2 is 40 V.
To analyze the dynamic performance of the SPS and SPL algorithms, cell voltage V 1 was maintained at 120 V while cell voltage V 2 was decreased from 120 to 65 V at a rate of 160 V/s. The waveforms obtained for conventional SPWM, SPS adaptive SPWM, and SPL adaptive SPWM are shown in Fig. 11 . The load voltage obtained when using conventional SPWM has a magnitude which decreases as V 2 decreases, and the load voltage waveform becomes noticeably distorted as V 1 and V 2 become asymmetric. When using SPS or SPL adaptive SPWM, the load voltage is maintained as V 2 decreases. When using the SPS algorithm, the load voltage waveform generated has little distortion, whereas the load voltage waveform generated when using the SPL algorithm occasionally becomes distorted during recalculation events.
VI. STEADY-STATE BEHAVIOR MODIFICATION
The steady-state PWM output generated using adaptive SPWM is identical whether using the SPS or SPL algorithm, as both algorithms utilize (1) and (7) to determine the converter's leg-state. The steady-state behavior of adaptive SPWM as presented in Section III results in the utilization of every available switching state, producing a waveform with low THD and minimal dv/dt transitions. In general, however, it may be desirable to alter steady-state behavior based upon other criteria, such as switching losses or power delivered by each cell. While a wide range of criteria can be achieved by changing the steady-state behavior of the proposed algorithms, this section will focus on modifications in a two-cell CHB leg which: prevent average regenerative power flow into a cell while the converter is in motoring mode (see Section VI-A) and minimize switching loss in the higher voltage cell (see Section VI-B). The proposed modifications will focus on preventing certain switching states from being utilized during part of, or an entire, reference period.
A. Preventing Unwanted Regenerative Power Flow
Under specific circumstances, it is possible for cells in a CHB leg to receive an average regenerative power even if the leg is providing power. If the source of the cell receiving power is a near fully charged battery, then an extended period of average regenerative power flow can lead to cell overcharging. Thus, measures must be made to prevent this average regenerative power flow. In any multilevel converter with a sinusoidal load current, i(θ) = I sin(θ − φ), this regenerative power flow can be prevented by ensuring the generated waveform is quarter-wave-symmetric and utilizing only those switching states where cell voltage outputs have the same sign as the reference, r(t) =v sin(θ). In a two-cell CHB leg, this amounts to using [0, 0], [1, 0] 1] are not used. To verify that average regenerative power flow will be prevented with these modifications, suppose a cell with v(t) = v provides a pulse between θ 1 and θ 2 , where 0 ≤ θ 1 < θ 2 ≤ π/2. Due to quarter wave symmetry, a corresponding pulse is provided by the cell between π − θ 2 and π − θ 1 . During one half-cycle, the average cell power due to these pulses is found as
With the constraints provided, and since φ ∈ (−π/2, π/2), this shows that P > 0. A similar result can be shown for the second half-cycle, proving that the cell generating the pulse is providing power so long as cell outputs have the same sign as the reference voltage. Thus, by avoiding the [1, −1] and [−1, 1] legstates during operation, each CHB cell provides power. Note that using these leg-states does not necessarily cause a regenerative power flow, but by halting their use the regenerative power flow is prevented.
B. Minimizing Switching Losses in a High-Voltage Cell
Consider an asymmetric two-cell CHB, where 0 < v 1 − v 2 < v 2 , and suppose a switching pattern is to be generated with the primary goal of generating a reference waveform r(θ) while minimizing switching losses in the higher voltage cell (Cell 1). For the converter leg described 0 < v 1 . To achieve the switching pattern described, the interval [0, π] must be partitioned into three distinct regions. For θ ∈ [0, θ 1 ] and θ ∈ [π − θ 1 , π], the set of carriers used should be generated as if S 1 and S 3 are the only available switching states, whereas for θ ∈ [θ 1 , π − θ 1 ] the set of carriers used should be generated as if S 2 , S 4 , and S 5 are the only available switching states. Partitioning the positive half-cycle in this way the desired switching pattern is implemented. A plot showing this partitioning for |r(θ)| is shown in Fig. 12 . Finally, note that by varying v x between L 2 and L 3 the ratio of power delivered by Cell 1 versus Cell 2 can be modified. By making the adjustments suggested in this section, the switching pattern generated matches the pattern generated by hybrid PWM [27] . 
VII. CONCLUSION
In this paper, adaptive SPWM has been introduced for use in CHB multilevel inverters to allow a symmetric waveform to be generated even in the presence of time-varying input dc-voltage sources. The SPS algorithm, which requires one voltage sensor for each voltage source, and the SPL algorithm, which requires one voltage sensor for each CHB leg, were presented as the alternative methods to implement adaptive SPWM. Simulation software has been utilized to demonstrate the functionality of both algorithms for one leg of a three-cell CHB with rapidly changing input voltages, and experimental verification was provided for one leg of a two-cell CHB. Modifications limiting the states utilized by the SPS and SPL were then proposed as a method to allow various design criteria to be met during steady-state behavior. Finally, it should be noted that although the algorithms in this paper described single-phase implementation, the methods can be naturally expanded for use in polyphase systems.
